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ABSTRACT
Taylor, Christopher. M.S.Egr., Department of Electrical Engineering, Wright State University,
2014. Null Convention Logic Asynchronous Register Full Path Completion Feedback Loop Using
Two Stage Voltage Divider.

As fabrication technologies improve logic densities increase. It becomes harder to
mitigate clock skew and jitter. Higher clock rates combined with increased numbers of
sinks increase mixed-system substrate noise. An increasingly popular approach to address
these problems is clockless logic. One technique is Null Convention Logic (NCL).
However, traditional NCL feedback loops have large area overhead and require many
gate delays. This makes NCL impractical in many applications. In this paper we propose
to replace the feedback logic with a two-stage voltage divider. Using our technique we
show up to 50% area reduction and require only one unit gate delay.
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I.

INTRODUCTION

Moore’s law predicts that over the history of computing the numbers of transistors
on integrated circuits (IC) will double every one and a half years [1]. However, with the
continued decrease in IC feature sizes and resulting increase in IC densities, it becomes
more and more difficult to design clocking schemes for synchronous, digital ICs that
successfully mitigate clock skew. In fact, a large percentage of design time is spent
designing the clock net. Special CAD tools devoted solely to clocks and clock trees are
required. They can be very costly. As feature sizes continue to shrink, the problem will
become worse.
In addition, as mixed signal circuits (circuits with both digital and analog or radio
frequency (RF) components) become increasingly dominant, substrate noise caused by
synchronous sequential circuits is becoming more of a problem. Ever increasing IC
densities along with large power spikes caused by digital synchronous sequential clock
transitions interfere with highly sensitive analog and RF components. This unwanted
substrate noise is becoming more and more dominant as Moore’s law continues to come
to fruition.
One design technique that shows promise for addressing clock and substrate noise
issues is asynchronous IC design. It is predicted that by 2020 over 50% of the logic on
digital ICs will be composed of asynchronous logic [2]. A subset of asynchronous
techniques includes clock-less logic. Clock mitigation may be the single most
advantageous approach to address many issues currently plaguing digital logic. With ever
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increasing sizes and complexity of system on a chip (SoC) designs, operating an entire
system under the control of a single clock or global signal will become prohibitively
expensive. Some even predict it will become obsolete in favor of an asynchronous design
[3]. However, as there are various methods that achieve this goal to some degree, not all
of them remove the clock completely. There are two major methodologies in which to
achieve an asynchronous design, Speed Independent and Delay Independent [4]. In the
more conservative approach a very common method is Globally Asynchronous Locally
Synchronous (GALS) design. This technique removes the need for a global clock signal
in favor of local subsystem clocks, and it uses various types of handshaking protocols to
interface between the subsystems, this was first introduced in [5]. More recently
advancements to the GALS system sees asynchronous wrappers around the local
synchronous blocks such as in [6]. This method is still delay sensitive, so it is not truly
asynchronous, as in complete removal of clock. The more ambitious approach is
completely delay insensitive and eliminates all clock signals. This idea was first
introduced in [7]. This is not limited to one design methodology but to accomplish this
goal the key requirements remain; operation without a clock signal and delay insensitive
subcomponents.
One popular asynchronous technique is Null Convention Logic (NCL). NCL is a
symbolically complete, dual-rail binary logic used to design clock-less, asynchronous
digital systems [8]. Taking advantage of local handshaking, it uses clock-less
asynchronous registers to feed data forward as operations complete, and as a result, there
is no requirement for a clock edge to transition data from one combinational processing
block to the next. Two primary benefits include significant reduction in power supply
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spikes (digital noise reduction) and performance improvement (data propagates at the
average speed instead of the worst case combinational delay required by clocked,
synchronous circuits). There are drawbacks however. NCL requires more area to provide
logic to both rails. Special gates known as threshold gates must be used, which are
required to be reset between subsequent uses. Although NCL does provide for the use of
registers they are plagued by a large and slow feedback loop to replace the global clock
edge. This these provides a novel approach to mitigate the feedback loop in an NCL
register to reduce its area and the delay.
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II.
2.1

BACKGROUND

ASYNCHRONOUS NCL VS. CONVENTIONAL SYNCHRONOUS DESIGN
The primary difference between NCL and synchronous sequential (clocked) logic

is NCL uses local handshaking to move data forward as operations complete. NCL has
no concept of waiting for a clock edge before subsequent operations can be performed
unlike synchronous sequential logic. Data, in NCL, is passed forward as soon as an
operation is complete, without the need to wait a pre specified amount of time this is
equal to or greater than the worst-case propagation delay. Since the need for a global
timing system is eliminated the clock design is totally and completely removed from the
design process.
Besides being a symbolically complete asynchronous design methodology, NCL
does offer other advantages over conventional synchronous designs. NCL also allows for
completely modular design, as combinational blocks don’t have to be retimed when
modifications are made due to the handshaking protocol. Optimization techniques for
NCL logic do allow design choices to be made that greatly reduce area without effecting
delay that cannot be done in standard synchronous designs. [9]
NCL logic does however have some drawbacks. First and Foremost, computer
aided design (CAD) tool support for NCL logic is virtually nonexistent and digital
designers are reluctant to adopt emerging asynchronous technologies because of the lack
of CAD tool support [2]. Because of this, designing large-scale NCL type circuits
becomes nearly impossible, as developers must do much of the design and optimization
manually. With more common synchronous logic, engineers have a plethora of support
tools available to them to develop and optimize their designs. The adaption of
4

asynchronous NCL type logic could easily and rapidly increase if readily available NCL
CAD tool support was existent. The second issue that plagues NCL designs is they
require a substantial increase in area overhead versus conventional synchronous designs
when comparing structurally identical designs. Figures 1, 2, 3, and 4 show the gate level
and transistor level schematics of an AND function in conventional Boolean and NCL
logic.

Figure 1: Conventional Gate Level AND Function

Figure 2: NCL Gate Level AND Function
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Figure 3: Conventional Transistor Level AND Function

Figure 4: NCL Transistor Level AND Function
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Figure 1 and 2 show the gate level diagram of a AND function in conventional and NCL
designs respectively. As can be seen by the figures, NCL requires 2X the number of gates
to produce the same AND function. As can be seen in Figure 3, a conventional 2 input
AND function requires 4 transistors. The equivalent 2 input AND function in NCL logic
requires at minimum 16 transistors. Shown here NCL logic requires 3 to 4 times the
amount of transistors as conventional synchronous designs when comparing structurally
identical designs. For the case of a simple AND function this comparison is done easily.
When comparing more complex combinational logic, it would be difficult to optimize a
conventional synchronous design that is structurally identical to a NCL design. Therefore
it would be foolish to assume an NCL design will ultimately require 3-4 times the
number of transistors. The reasoning behind this, is NCL logic eliminates the clock tree
and optimization techniques for NCL differ greatly from conventional synchronous
designs. The Last drawback and perhaps most significant, is NCL designs suffer from a
large and slow full data path feedback circuit in all the NCL registers, see figure 5.[10]
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Figure 5: NCL Register With Feedback Logic
In conventional synchronous designs the clock edge signifies that a synchronous
design is output complete and thusly suffers a very minimal delay, transitioning from the
input to the output in the register. It achieves this through its lack of combinational logic
and one global signal to signify output completion. Output completion in this case
meaning an amount of time equal to or greater than the worst case propagation delay has
passed. Since NCL is not based on timing but rather an output is valid as soon it the data
arrives, NCL registers must contain combinational logic blocks to determine when all
outputs are complete; this signal is then sent back to the previous registers to trigger the
next wave. The area and delay overhead in NCL registers has a substantial negative effect
on the performance of an asynchronous NCL designs. With large and cumbersome
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registers as a determent in NCL logic, synchronous designs have a significant advantage
when pipelining.
In this document we propose a technique that addresses one of the major
problems with NCL circuit design. Specifically, we present a technique to significantly
reduce the size and delay in the feedback path for NCL asynchronous registers.
2.2

BACKGROUND

Null Convention Logic (NCL) is a symbolically complete binary logic system that
is utilized to design asynchronous digital systems [11]. Traditionally Boolean logic
consists of one rail where a high voltage constitutes a logic '1' and a low voltage
constitutes a logic '0'. Null Convention Logic utilizes dual rails to determine if the outputs
are logic '1', logic '0' or null (not valid). NCL's two rails are referred to as the DATA rail
and a NULL rail. Each rail may contain either high voltage Boolean '1' or low voltage
Boolean '0'. See table 1 for output descriptions. If the Data rail contains a Boolean '0' and
the Null rail contains a Boolean '0' then the output is considered to be not complete and is
in the NULL state. If a the Null rail were become Boolean '1' while the Data rail
contained Boolean '0', then the output is determined to be complete and a Logic '0' is
present. If we switch the outputs and the Data rail contains a Boolean '1' and the Null rail
contain a Boolean '0' then the output is complete and Logic '1' is present. Lastly if both
the Data and Null rails contain Boolean '1' then the output is invalid and an error has
occurred in the design.
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Table 1: NCL Outputs
Data Rail

Null Rail

Output Logic

0

0

Null

0

1

Logic '0'

1

0

Logic '1'

1

1

Invalid

Designers should never allow both rails to output Boolean '1's simultaneously. In
a conventional synchronous design outputs are contained on only one rail where a
Boolean '0' simply means logic '0' and Boolean '1' simply means logic '1'. To design NCL
logic we as designers must not only consider when a Boolean equation warrants logic '1',
but also logic '0'. This may seem no different from synchronous designs as the designing
must determine when the output is a logic '1' and all other times the output is logic '0'.
The difference however is NCL designs must contain a separate combinational path for
determining an output of logic '1' and an output of logic '0'. Looking at the simple
Boolean equation S = A+B. In conventional synchronous design, a single 2-input OR
gate would be used. The output of which would become logic '1' when either A or B is
logic ‘1’. A NCL design would require an equivalent 2-input OR gate so the DATA rail
will become Boolean ‘1’ when either A or B is logic ‘1’. The design also requires an
equivalent 2-input AND gate that would become Boolean ‘1’ when both A and B are
logic '0'. In this method the output maintains the null state (Data and Null rail contain
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Boolean '0') until the output is complete. See figure 6 and 7 for gate level comparison and
table 2 for output comparison.

Figure 6: Boolean S = A + B

Figure 7: NCL S = A + B
*Note: Standard AND2 and OR2 gates used for comparison only.

Table 2: NCL Vs. Boolean S = A+B Equation
NCL Input

Boolean Input

NCL Output

Boolean Output

A0

A1

B0

B1

A

B

S0

S1

S

1

0

1

0

0

0

1

0

0

1

0

0

1

0

1

0

1

1

0

1

1

0

1

0

0

1

1

0

1

0

1

1

1

0

1

1

Figure 7 shows a gate level comparison using conventional synchronous
combinational gates. However NCL requires the use of threshold gates to be symbolically
complete logic. The threshold gate is the key to how NCL designs can be asynchronous
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and output complete. Conventional combinational gates present outputs based only on the
current information. If a 2-input AND gate has two Logic '1' s as inputs, the output will
be logic '1'. If the inputs change from "11" to "10" the output changes to '0' regardless if
the previous output state was logic '0' or logic '1'. Threshold gates have a hysteresis effect
which means previous states can affect the current output. A 2-input 2-threshold gate is
considered the equivalent of a 2-input AND gate. The output remains low '0' until both
inputs become high '1' similar to a conventional 2 input AND gate. The difference is
when the inputs change from "11" to "10". When this sequence occurs the output remains
high '1' and only after both inputs become '0' will the threshold gate then reset back to
low '0'. Threshold gates are label THMN where M in the threshold value and N is the
number of inputs. A TH34 gate has a threshold of 3 and 4 inputs. The output will remain
low voltage '0' until at least three of the inputs become Boolean '1'. This concept in itself
does not lead to a symbolically complete system but threshold gates utilize hysteresis,
meaning the system is not only dependent on its current environment but its past
environment as well. To accomplish this the output is fed back into the input of the
threshold gate and given a weight equal to one less than the threshold. For a threshold
gate to return to low '0' all external inputs must also become low '0'. See figure 8. [10]

Figure 8: TH34 Threshold Gate Showing Feedback
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Threshold gates also can also be given weights on certain inputs to replicate
different functions. These are label THMNwX where M is the threshold value, N is the
number of inputs and X is the weight given to the first input. A TH54w22 gate has a 5
threshold, 4 inputs, and a weight of 2 given to the first and second inputs, this can be seen
in figure 9.

Figure 9: TH54w22 Threshold Gate

Since NCL utilizes two rails for each binary bit, once either the DATA or NULL
rail becomes high '1' the output is determined to be complete as the combinational logic
should dictate that only one rail can output a high voltage '1' at any given time. This value
will then be held constant until all inputs are reset. Figure 10 shows a comparison of an
AND function in NCL and conventional logic as the inputs become high '1' and reset to
low '0'. For this comparison only the NCL DATA rail logic is shown.
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Figure 10: Data Rail NCL AND Function Vs. Traditional AND Gate

Table 3 shows the NCL gate with its equivalent function [12].
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Table 3: NCL Gate Functions
NCL Gate
TH12
TH22
TH13
TH23
TH33
TH23w2
TH33w2
TH14
TH24
TH34
TH44
TH24w2
TH34w2
TH44w2
TH34w3
TH44w3
TH24w22
TH34w22
TH44w22
TH54w22
TH34w32
TH5w32
TH44w322
TH54w322
THxor0
THand0
TH24comp

Function
A+B
AB
A+B+C
AB+AC+BC
ABC
A+BC
AB+AC
A+B+C+D
AB+AC+AD+BC+BD+CD
ABC+ABD+ACD+BCD
ABCD
A+BC+BD+CD
AB+AC+AD+BCD
ABC+ABD+ACD
A+BCD
AB+AC+AD
A+B+CD
AB+AC+AD+BC+BD
AB+ACD+BCD
ABC+ABD
A+BC+BD
AB+ACD
AB+AC+AD+BC
AB+AC+BCD
AB+CD
AB+BC+AD
AC+BC+AD+BD

Since NCL requires all gates to be reset before they can be used again to process
data, pipelining NCL circuits requires all data to be followed by a reset cycle. This is
accomplished by setting all inputs to null (low '0'). To do this NCL operates on a twowave cycle. The first wave, called the Data wave, operates similarly to a synchronous
design and contains the data that is to be processed. The second wave is the NULL wave,
which contains only lows '0's on all rails. The NULL wave is used to reset all the
threshold gates so they can be later be used to process the next data wave. In the NCL
15

pipeline data waves are always followed by null waves and vice versa. The NCL register
operates as a divider between concurrent waves. They hold each wave until the
proceeding registers has received all outputs. This ensures that no data is written over by
its preceding NULL wave.
One of the main advantages asynchronous NCL designs have over synchronous
designs is in a traditional Boolean system the output is only determined to be valid after a
pre-specified amount of time delay. The delay is set based on the worst possible case time
delay in the combinational logic. In many cases the combinational logic can be finished
earlier but since the possibility exists for the circuit to take longer the output cannot be
verified complete. By utilizing two rails for each logic value as well as threshold gates,
NCL circuits do not need to wait any given specified length of time, but can proceed to
the next stage as soon as all outputs are valid. This allows the system to not run only as
fast as the worst-case delay but at the average speed for all the delays.
2.3

NCL DISADVANTAGES

In order for NCL circuit design to become mainstream, several hurdles must be
overcome. Arguable the most significant is the delay and area overhead of the feedback
path. In this thesis, we propose a solution to improve the asynchronous register feedback
circuit. We have developed a technique to reduce both area overhead and delay
associated with the conventional approach. We propose to address the design and
simulation of a smaller area and shorter delay feedback loop that is present in all NCL
registers. This will be in comparison to the conventional feedback loop present in NCL
registers that is composed of strictly threshold gates (figure 5). The design will be largely
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technology independent but will be tested using IBM’s 8hp technology library. This
proposal will not cover fabrication and physical testing of the designs.
2.4

NCL REGISTERS

Null Convention Logic asynchronous registers are based on the same principle as
conventional synchronous registers. The idea is they divide the digital logic into blocks
and pass waves of data from one block to the next. Conventional synchronous registers
operate on a clock edge. When the clock edge is present the register loads in the new
values and passes them to the next block. NCL registers are also designed to load in new
values and pass them to the next block when appropriate. The key difference being
instead of a singular clock edge, asynchronous registers operate with a series of
handshakes between them. Each register must communicate with the preceding and
proceeding registers to allow the transfer of data from one block to the next without
writing over any existing data.
2.5

NCL PIPELINING

Our proposed feedback loop must perform the same function as a traditional NCL
feedback loop. In that it is the handshaking logic that controls data fronts. Before we can
determine if the proposed design operates within specifications we must first understand
the exact nature of NCL pipelining. As discussed in section 2.4 NCL pipelining stages
operate similarly to traditional clocked designs but they also include a few additional
steps that must be performed. The easiest way to describe the operation of NCL pipeline
stages is by dividing it into its four modes of operation. They are the data wave, output
completion, null wave, and output reset stage [9]. Each of the four modes must be
17

considered when determining the timing value for the circuit. Mode one is the data front
wave. During this mode data is processed through the logic gates, similar to that of a
conventional clocked design. Mode two is the logic that determines when all the outputs
from the data wave are complete. This mode contains the combinational logic in the
feedback loop for the register. Once mode two has completed a signal is sent back to the
previous register informing it to send the next wave through. Mode three now begins
which is the null front wave. During mode three all inputs are set to Boolean '0'. This
mode is required to reset threshold gates and must be completed before new data can be
processed. Mode four determines when mode three is complete by using combinational
logic to determine when all outputs have been reset. A signal is then sent back to the
previous register so that the next wave can come though. Mode two and four utilizes the
same combinational logic for the feedback loop. Figure 11 shows a conventional 4-signal
synchronous data path. It utilizes a global clock signal to signal registers when to transfer
data. Figure 12 shows a traditional 4-signal NCL data path. The additional combinational
logic required for the data completion and feedback loop logic.

18

Figure 11: 4-Signal Synchronous Data Path

Figure 12: Traditional 4-signal NCL Data Path
The bit completion and output completion portion of the NCL register can be seen in
figure 13.

19

Figure 13: 4-signal NCL Feedback Path
The proposed two stage voltage divider feedback loop serves as a replacement for the
Output Completion portion of an NCL register. The bit completion is still needed and
serves as the inputs into the proposed design.
2.6

AREA AND DELAY OF A CONVENTIONAL NCL FEEDBACK LOOP

In figures 12 and 13 the combinational logic that is present in NCL registers is
shown which is not present in conventional synchronous design, figure 11. This
combinational logic is the major disadvantage NCL has compared to a conventional
clocked design as it adds unwanted area and delay. To get a better understanding of how
much added area and delay are attributed to the feedback loop we must consider the
transistor make up of the threshold gates in the feedback loop. A typical 2-input NCL
gate requires the use of 8 transistors, while the maximum sized 4-inputs NCL gate has 12
transistors. These examples assume semi static gates as they are they smallest form of
threshold gates. See figure 14.
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Figure 14: 2 Input Semi Static NCL gate
For smaller designs, number of bits is less than 4, the additional area and delay
requirements are not a major impact on the performance. Larger bit circuits however
dramatically increase the design requirements and quickly become a determent to the
performance of the NCL circuit. For a 4-input asynchronous register one, 4-input
threshold gate would be needed to establish the feedback loop with 1 gate path delay. For
a 16-input asynchronous register 5, 4-input threshold gates would be needed to establish
the feedback loop with 2-gate delay path. These feedback loops would require 12 and 60
transistors respectively. In general given an N-bit asynchronous datapath, the number, M,
of 4-bit asynchronous gates in the FB circuit is bounded by (N-1)/3 ≥ M > (N/4-1)/3.
Thus the worst case FB path delay is limited to ⌈

⌉ gate delays [7]. For example, in

a 128 point FFT circuit it is not unusual to have a data path with 128 complex words. If
the real and imaginary part of each word is 16-bits, then a datapath of 128x2x16=4096
signals is realized. In an asynchronous data path with N=4096 signals, there would be
(4096-1)/3=1365, 4-bit asynchronous gates, and the FB path delay would be
⌈

⌉ = 6 gate delays. In [13] a comparison is done between a pipelined and non
21

pipelined NCL ALU. The pipelined version saw an area increase of 100% and thus only a
throughput increase of 1.32. Other methods for increasing throughput can be seen in
[14,15]. To make NCL and other FB based asynchronous techniques practical, it is
imperative to minimize the area of the completeness detection circuit, area of the FB
path, and delay of the FB path. This paper proposes the use of a two-stage voltage divider
FB loop to minimize the overhead of the asynchronous register.
Table 4: Conventional Feedback Loop Cost
# inputs

# Transistors

# Gate Delays

4

12

1

16

60

2

64

252

3
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III.

TWO STAGE VOLTAGE DIVIDER

In this section we will discuss the proposed two-stage voltage divider feedback
loop
3.1

SIMPLIFIED TWO-STAGE VOLTAGE DIVIDER OPERATION

Figure 11 shows a 4-input simplified version of the two stage voltage divider
feedback loop to get a general understanding on how it operates. This design consists of
two sections, one consisting of only pmos transistors which will be referred to as the pull
up network, and one consisting of only nmos transistors which will be referred to as the
pull down network.

Figure 15: Two Stage Voltage Divider Feedback Path
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Both the pull up and pull down network have two modes of operation. The first
mode of operation is a voltage divider. In this mode current is able to flow from VDD
through the active transistors and resistor to VSS. Considering the transistors as active
resistors, in this mode we have the schematic for a simple voltage divider. In order to
achieve the correct output the transistors must have much less resistance than the passive
resistors. With the resistors having significantly higher impedance than the transistors we
will see an output voltage on both networks very close to the voltage connected to the
source of each transistor (before the outputs are inverted). For the pull up network the
output voltage will be VDD (VSS out of the inverter) while the pull down network the
output will be VSS (VDD out of the inverter). As the transistors begin to turn off, the
total resistance through the still active transistors will start to increase because we have
less parallel paths for current to flow. This resistance however, will still be significantly
less than the higher impedance passive resistor. Once all of the transistors are off current
will cease to flow and the feedback loop will no longer operate in the voltage divider
mode. Since current is no longer flowing we will see a static voltage of VSS (VDD out of
the inverter) on the pull up network and a static voltage of VDD (VSS out of the inverter)
on the pull down network. This design must perform the same tasks as a conventional
NCL feedback loop as in, it determines when all outputs are complete sending a logic '1',
and determine when all outputs have been reset thus resetting to a logic '0'. It must stay a
logic '1' until all outputs have been reset and it must also stay a logic '0' until all outputs
become complete again. The two sections, the pull up network and the pull down
network, determine when all outputs are complete and when all outputs are reset
respectively. The pull up section consists of VDD connected to PMOS Transistors in
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parallel, which is connected to a high impedance passive resistor, which is then
connected to GND. The output is connected between the PMOS transistors and the high
impedance passive resistor, which is then passed through an inverter. The output voltage
is given by equation 1 while operating in voltage divider mode.
Where ideally

Since all the transistors are in parallel the connection between VDD and GND
will remain through the resistor until all inputs to the feedback loop become logic '1'.
Once all inputs to the feedback loop assert logic '1', all PMOS transistors will be cutoff
thus the pull up section will enter static voltage mode, causing the output voltage to drop
to GND or logic '0'. The output from the inverter will now assert logic '1' signaling that
all outputs are complete. The pull down section determines when all outputs are reset
(assert '0'). It will output logic '1' unless all inputs into the feedback loop are logic '0'. If
any inputs to the feedback loop are logic '1' then at least one NMOS transistor will be
active thus the pull down network will be functioning in the voltage divider mode. Using
ideal components with infinite impendence on the resistor and zero impedance on the
transistor we see an output represented by equation 2.

Since this output is feed through an inverter we will see a logic '1' when any
NMOS transistor is active (at least one input to the feedback loop is asserting a '0') and
we will see a logic '0' only if all NMOS transistor are cutoff (all inputs are asserting a '0').
Finally the 2-input 2 Threshold gate combines both the pull up and pull down networks to
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control the feedback signal. When the outputs of the combinational logic (inputs into the
feedback loop) begin to become logic complete the pull down network will immediately
assert logic '1' as soon as the first output becomes logic complete. The pull up network
will continue to assert a logic '0' until all outputs become logic complete. Once this
occurs the pull up network will assert a logic '1'. Now both the pull down and pull up
networks are asserting logic '1's causing the TH22 threshold gate to trigger and assert
logic '1'. The threshold gate will now hold this value until both the pull up and pull down
networks assert logic '0'. When the outputs (inputs into the feedback loop) begin to reset
the pull up network will assert logic '0' as soon as the first output is reset. The pull down
network will not assert logic ‘0’ until all outputs have been reset. When this occurs both
the inputs into the TH22 threshold gate will have become logic '0' thus resetting the
threshold gate to logic '0' as well. See figures 12,13,14,15,16 for complete cycle of the
feedback loop.

Figure 16: Feedback Loop in Null State. All Outputs Incomplete
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Figure 17: Feedback Loop With (A) Output Complete

Figure 18: Feedback Loop With All Outputs Complete
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Figure 19: Feedback Loop With (A) Output Reset

Figure 20: Feedback Loop With All Outputs Reset. Returns to Null State
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3.2

VOLTAGE DIVIDER FEEDBACK LOOP VS. A CONVENTIONAL NCL FEEDBACK LOOP

The voltage divider feedback loop offers several benefits over a traditional NCL
feedback loop mainly in area and delay reduction.
3.2.1 AREA OF T WO STAGE VOLTAGE DIVIDER VS. CONVENTIONAL NCL FEEDBACK
LOOP.

One of the substantial issues that is determent to the adaptation of NCL is the area
associated with the feedback loops in NCL registers. A conventional 64 bit threshold gate
semi static feedback loop consists of 252 transistors. Using the simplified 64 bit voltage
divider feedback loop will use 128(nmos and pmos) + 4(inverters) +8(TH22) = 140
transistors. Thus we see a reduction in size of about 44%. Table 1 shows the feedback
loop comparisons of the number of transistors needed for various input sizes. With the
number of inputs equal to N the percent reduction is limn->∞ = 50%.
Table 5: Number of Transistors Needed Per Number of Inputs
# Inputs

Traditional

Voltage Divider

% Reduction

4

12

20

-66.66666667

16

60

44

26.67

64

252

140

44.44

256

1020

524

48.63

1024

4092

2060

49.66

4096

16380

8204

49.92
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In a traditional NCL feedback loop we will see an increase of nearly 4 transistors per
input. In a voltage divider feedback loop there is a static overhead regardless of input size
and each additional input requires 2 transistors. As shown in table 3 we see that a 4 bit
voltage divider does require a larger area and only becomes useful in larger feedback
loops. Figure 17 and 18 show a 16 bit voltage divider feedback loop and a conventional
feedback loop respectively.

Figure 21: 16 Bit Voltage Divider Feedback Loop
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Figure 22: 16 Bit Conventional NCL Feedback Loop
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3.2.2 DELAY OF T WO STAGE VOLTAGE DIVIDER VS. TRADITIONAL NCL FEEDBACK LOOP
Another substantial issue associated with the NCL feedback loop in the additional
delay caused solely by the feedback loop. In conventional synchronous designs there is
no feedback loop and thus does not suffer from this delay issue. Therefore it is imperative
that the delay associated with the feedback loop be minimized. A traditional 64 bit
feedback loop has a 3 NCL gate delay plus an inverter. A simplified two stage voltage
divider feedback loop has the equivalent of 2 Gate delays plus an inverter. The key to the
voltage dividers scalability is that regardless of the number of inputs, the amount of delay
remains the same. To further reduce the delay associated with the feedback loop some
techniques are used to which will be discussed in the next section.

3.3

OPTIMIZATION OF A TWO STAGE VOLTAGE DIVIDER FEEDBACK LOOP.

In the previous section we introduced the concept of a two stage voltage divider
feedback loop. It accomplished our two goals, reducing the area and the delay compared
to a conventional NCL feedback loop. The two stage voltage divider however can be
further optimized by further reducing the delay, keeping the power in check by not
drawing current while in the Null state, and even a slight decrease in area over the
simplified version. The optimized two stage voltage divider can be seen in figure 23.
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Figure 23: Optimized Two Stage Voltage Divider
The first step in optimizing the delay even further was the elimination of the TH22 gate
that was present in the simplified two stage voltage divider. By eliminating this gate we
lost the hysteresis effect. To remedy this, additional transistors we added to the design.
The transistors PCut and NNull were placed in the design to maintain symbolically
complete functionality of the feedback loop. With the removal of the NCL TH22 gate we
see the delay decrease substantially, down to an equivalent 1 unit gate delay. We also see
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a modest decrease in area as we needed two less transistors vs. the TH22 gate. The
resulting area decrease can be seen in table 2.
Table 6: Transistor Count in Optimized Vs. Conventional Voltage Divider
# Inputs

Traditional

Voltage

% Reduction

Divider
4

12

16

-25%

16

60

40

33.3%

64

252

136

46.0%

256

1020

520

49.0%

1024

4092

2056

49.8%

4096

16380

8200

49.9%

NRes and PRes were also added as active resistors in place of the passive resistors seen in
the simplified version. These serve two purposes; First they further reduce the area by
removing the larger passive resistors. Secondly they add an additional way of controller
the voltage divider without any additional delay, which is quite useful when trying to
mitigate power consumption. The one major flaw associated with the use of a voltage
divider in a digital logic circuit is current is allowed to flow constantly while in voltage
divider mode. With this we will see a constant static power drain if the circuit is powered
on. In the simplified voltage divider feedback loop, either the pull up network or the pull
down network is operating in the voltage divider mode at all times. There will be a
substantial power consumption because current is always flowing. To curb the power
usage the transistor NRes is controlled by the pull down network. This allows for the pull
up network to operate as a static voltage input when all outputs are incomplete. This
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provides for both the pull down and pull up networks to operate as static voltages whilst
in the null state. This substantially curbs power usage as the two stage voltage divider
does not draw any additional current compared to standard gate while in the null state.
A more detailed approach in the operation of the optimized two stage voltage
divider is as follows. The networks can operate in standard mode or in voltage divider
mode. While operating as voltage dividers, current can flow from VDD through the
active transistors to VSS. The length of transistors NR and PR has been increased as to
increase resistance, giving us the desired output voltage much like a voltage divider. At
power 'ON', all inputs to transistors TP<0:N> and TN<0:N> are '0' thus all TP<0:N> are
'ON' while all TN<0:N> are ‘OFF’. In this initial state IRes is logic '0' keeping NRes
cutoff, and thus the FB output to the previous register is logic '1'. While a data wave is
being processed the inputs will begin to change to logic '1'. When the first output is
complete the pull down network enters voltage divider mode and IRes becomes logic '1'
activating the NRes transistor. With NRes active the pull up network enters voltage
divider mode as well. The outputs remain a constant logic '1'. When all outputs become
logic complete all TP<0:N> are cutoff thus the pull up network enters standard mode and
the output to the previous register becomes logic '0'. During this time Pcut goes to cutoff.
The FB loop will now hold the logic '0' value until all outputs have become '0'. When the
outputs start to become ‘0’ the transistors TP<0:N> will begin to activate, but with Pcut
inactive they will have no affect on the output. The pull down network will stay in
voltage divider mode until all outputs are logic '0' leaving all TN<0:N> cutoff and the
pull down network in standard mode. This will activate transistor NNull pulling the
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output to the previous register down and activating Pcut in the process. The two-stage
voltage divider is now in its startup state and ready to process the next wave of data
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IV.

RESULTS

We will discuss the results of a two stage voltage divider feedback loop vs. a
Traditional NCL feedback loop simulated in IBM's .13 micron SiGe 8HP technology
library and simulated in Cadence ADE environment. The results are compared against a
conventional threshold gate based feedback loop. Cadence ADE GXL was used to
optimize all designs for minimum delay, while keeping transistors to minimum sizes.
4.1

TIMING AND DELAY

Throughput of a NCL circuit is highly dependent on the speed in the which the
register can confirm output are complete in order to pass waves onto the next stage. The
two-stage voltage divider feedback loop was designed to eliminate the unwanted delay by
reducing the number of gate delays and in doing so reduced the overall delay. a 64 bit
feedback loop was used to measure the amount of delay associated with the various types
of feedback loops. We specifically looked at propagation delay for both the data and null
waves as well as the rise and fall times for both the data and null waves as well. The
comparison was done by generating 64 output complete signals, and taking the delay
from when the final output complete signal changes from '0' to '1' and from '1' to '0' for
the data and null waves respectively. Propagation delay was taken from the 50% voltage
maker of the final output complete to the 50% voltage marker on the feedback loop.
Rising and falling delay times were the amount of time between the 10% and 90%
voltage markers on each edge. Since the two stage voltage divider as well as the
conventional feedback loop contain the bit completion element and a final inverter on the
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output they were not included in the analysis as they would add the same static delay to
both feedback loops. Each output however was driving two minimum sized inverters.
See figure 24.

Figure 24: Propagation Delay Measurement Area
The proposed two-stage voltage divider circuit for a 64-input FB path was designed and
compared to a static and semi-static version of a traditional NCL Feedback circuit. Table
7 shows the time delay between input assertion and output stability for the semi-static
NCL, static NCL and two-stage voltage divider Feedback circuits. Timing values were
taken before the final inverter in all designs.
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Table 7: Delay Comparison for Proposed Two Stage Voltage Divider Circuit
FB
Type

Rise
Time (ps)

Fall Time
(ps)

Est
(gate delay)

Data Wave
Delay (ps)

Null Wave Delay
(ps)

Semi-Static
NCL

111.6

141.0

3

570.5p

753.9p

Static NCL

117.6

123.5

3

589.5p

493.9p

Two-Stage VDiv

170.0

181.8

1

155.3p

68.91p

From Table 7 we see the estimated improvement of the two-stage voltage divider FB
circuit was 2 gate delays, and we see the actual improvement based on a 130nm
implementation is a 268% improvement over the fastest NCL DATA wave and 616%
improvement over the fastest NCL NULL wave.

4.2

AREA
In section 3.3 we compared the number of transistors between a conventional

feedback loop to our proposed two stage voltage divider. In doing so we saw a reduction
of up to 100%. Since transistor count is not the tell all end all size way to determine the
size of a design we needed a way to compare the actual size of the proposed feedback
loop to a conventional feedback loop without creating physical layouts. To get the
relative size of each design we added the area of each transistor (length X width) together
to get a total size. While this is not a 100 percent accurate representation since it ignores
routing and spacing between transistors. Table 8 and 9 has the sizes of each transistor for
semi static and static TH44 gates respectively shown in figure 25 and 26. Table 10 has
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the sizes for each transistor in the delay optimized two-stage voltage divider feedback
loop.

Figure 25: Semi Static TH44
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Figure 26: Static TH44
Table 8: Transistor Sizes of Semi Static TH44 Gate
Semi Static TH44
Transistor Quantity

Length

Width

4

120n

480n

4

120n

160n

2

120n

800n

1

1.68u

160n

1

260n

160n

The total area for a semi static TH44 gate is
4(120*480) + 4(120*160) + 2(120*800) + (1680*160) + (260*160) = 809,600nm^2
A 64 bit feedback loop requires 21 TH44 gates so the total area required for a 64 bit semi
static feedback loop is 21*809600 = 17,001,600
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Table 9: Transistor Sizes of Static TH44 Gate
Static TH44
Transistor Quantity

Length

Width

13

120

160

9

120

320

4

120

480

The total area for a static TH44 is
13(120*160) + 9(120*320) + 4(120*480) = 825,600nm^2
A 64 bit feedback loop requires 21 TH44 gates so the total area required for a 64 bit static
feedback loop is 21*825600 = 17,337,600

Table 10: Transistor Sizes of 64 Bit Two Stage Voltage Divider Feedback Loop
64 Bit Two Stage V-Div
Transistor Quantity

Length

Width

66

120n

480n

66

120n

160n

2

120n

640n

2

120n

320n

1

450n

160n

1

450n

480n

Total area for a 64-bit Two Stage Voltage Divider feedback loop is
66(120*480) + 66(120*160) + 2(120*640) + 2(120*320) + (450*160) + (450*480) =
5,587,200nm^2
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Table 11 shows the area comparison for a 64-bit NCL feedback loop for semi static and
static threshold gates vs. a two-stage voltage divider.
Table 11: Total Area Comparison of Various 64-bit Feedback Loops
FB Type

Static

Semi Static

Two Stage V-Div

Area

17,337,600nm^2

17,001,600nm^2

5,587,200nm^2

V-Div % Reduction

210%

204%

0%

4.3

POWER

A 600 percent improvement in delay must come at a cost. The consistent current
draw causes us to see a larger power consumption in the two-stage voltage divider
compared to a conventional NCL feedback loop. To mitigate power consumption we
have made a few improvements over the simple two stage voltage divider seen in figure
15. Namely, with the addition of the active PRes we are able to shut off current draw
whilst not processing data, see figure 23. Figure 27 shows the instantaneous power
consumption of the two stage voltage divider, along with the static and semi static
variants of the conventional feedback loop during a complete data and null wave cycle. In
this case we are running with minimum delay and in doing so results in maximum power
consumption.
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Instantaneous Power Consumption
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-0.0002
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-0.0004
-0.0006

Time (s)

Figure 27: Instantaneous Power Consumption
Since a voltage divider requires constant current flow to operate properly we see much
larger power consumption during the Data and Null wave cycles. Specifically we will see
three levels of power consumption during an entire cycle of the two-stage voltage divider
feedback loop, figure 28.
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Figure 28: Instantaneous Power Consumption Levels
From figure 28 we see our three levels of power consumption, which is based on the
cycle that is being processed at that time. The Date wave cycle occurs between when the
first input to the feedback and last input to the feedback loop is considered bit wise output
complete. This is the most power hungry cycle as both the pull-up and pull-down
networks are operating in voltage divider mode at this time. The Null wave cycles occurs
between the time that all inputs to the feedback loop become bitwise complete and the
time all inputs are reset. This cycle consumes noticeable less power because only the pull
down network is operating as a voltage divider. The last level we see which consumes the
least amount of power is aptly named the inactive cycle. This occurs between the time all
inputs to the feedback loop are reset to the time the first input is bitwise complete. This
cycle occurs at chip startup, as no outputs will have been set yet and after the Null wave
completes. During this cycle both the pull up and pull down networks are operating as
static voltages.
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To reduce power consumption we must first understand that power consumption
and delay are inversely proportionally and are directly related to the active resistors
present in the two-stage voltage divider. In order to decrease power consumption we
increase the transistor length of PRes and NRes shown in figure 23. This however will
have a negative effect on delay. It must also be noted that while not entirely mutually
exclusive, PRes effects the Data wave propagation delay and rise times of the feedback
loop while NRes effects the Null wave propagation delay and the fall time. PRes will
incur a slight effect on the Null wave propagation delay and fall time while NRes will see
a slight effect on the Data wave propagation delay and rise time. Figures 29, 30 show the
effects of the length of PRes vs. the propagation delay and rise time respectively. We see
in inverse linear relationship between the length of PRes and the delay and rise time.
Similarly we see the same relationship between NRes and the null wave propagation
delay, and fall time, figures 31, 32. Lastly figure 33 shows the effects of changing NRes
and PRes in a 64 bit voltage divider feedback loop on average power over one data and
null wave cycle
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Figure 29: Data Wave Propagation Delay Vs. PRes Length
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Figure 30: Data Wave Rise Time Vs. PRes Length
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Figure 31: Null Wave Propagation Delay Vs. NRes Length
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Figure 32: Null Wave Fall Time Vs. NRes Length
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Figure 33: Average Power of Two Stage Voltage Divider Changing NRes and PRes
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V.
5.1

CONCLUSION

SUMMARY

Before Null Convention Logic (NCL) based asynchronous digital designs can
become mainstream, several issues need to be resolved. One of these issues being the
feedback loop associated with the asynchronous NCL registers. As stated previously, a
conventional feedback loop suffers from two major performance determents that make
widespread use and adoption difficult. A conventional feedback loop hinders any
performance gain that would typically be attributed to asynchronous designs. These two
designs flaws are the propagation delay needed to determine when all outputs are
complete and the size or number of transistors needed to accomplish the logic behind the
feedback loop. Our two stage voltage divider addresses these two issues by reducing the
area by up to 100% and significantly decreasing the delay for processing the output
complete logic. By utilizing a two stage voltage divider we are able to vastly increase the
throughput of asynchronous NCL pipelined designs while requiring less space compared
to a conventional feedback loop and still providing full output completion and whether it
be composed of static or semi static threshold gates. Because of the vast performance
improvement over the conventional NCL feedback loop our proposed method may allow
for better adoption of the Null Convention Logic and allow for it to compete on a more
level playing field vs. a conventional synchronous system. These performance gains do
come at a significant price however. In order to maintain minimum delay we must
sacrifice power consumption. Due to the nature of a voltage divider, we see a significant
static current draw while the feedback loop is in operation. We are able to tune power

50

consumption by adjusting the resistance value in the voltage divider but there is an
inverse linear relationship between delay and power.
5.2

FUTURE WORK

The concept of a two-stage voltage divider as a NCL register feedback loop is a
novel approach to address major concerns with the conventional threshold gate method.
There are several improvements that can be made and should be addressed in future
work. With power consumption being the greatest detriment to our proposed feedback
loop it is crucial that it is addressed in future work. This should include a method to
reduce current draw during the period between all outputs being complete and the first
output being reset. The two stage voltage divider should enter an idle mode until the first
output has been reset similarly to how the feedback loop operates between al outputs
being NULL to when the first output is complete. Other future work should address the
power consumption when the voltage divider is active by increasing the resistance but
without effecting the propagation delay and rise time. Lastly process variation
simulations should be done to see the effect this can have on the performance of the
feedback loop and included ways to reduce process variation effects.
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